Department of Micro- and Nanosciences
18.5.2015
SUMMER JOB
VHDL Programming and FPGA Implementation
Application deadline 07.06.2015
The Electronic Circuit Design (ECD) group of the Department of Micro- and Nanosciences has a summer job opening for the
summer of 2015. We develop integrated circuits for energy harvesting, sensor, radio and low power processing applications and
carry out high level research in collaboration with companies and research institutes.
Work description
•
•
•
Write VHDL code of a display driver for a pixel-based low power display
Upload the code to an FPGA board and demonstrate the functionality by showing text/graphics on the display
Possibly synthesize and place-and-route the block for ASIC implementation
Requirements
•
Some experience of programming (e.g. from one or more of basic C, Java or Python courses)
◦ Experience of VHDL programming is an asset (e.g. from the course S-87.3186, S-87.3189 or similar)
◦ Experience of synthesis and place-and-route and knowledge of digital electronics is an asset (e.g. S-87.3187)
Application information
•
•
Send an open application to [email protected] with a subject “Summer job position” together with your:
◦ CV in PDF format
◦ Transcript of records in PDF format
Application deadline is 07.06.2015 but the position could be filled earlier if a suitable person is found.
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
Announcement online:
nano.aalto.fi/en/vhdl.pdf
The workplace is located in Otakaari 5, Otaniemi campus, Espoo. The starting date can be decided together with the applicant.
Inquiries for more information can be sent to [email protected].
Download

SUMMER JOB VHDL Programming and FPGA Implementation